

Andrew V. Podlesny et al. Application No.: 09/505,656 Page 3

Version With Markings To Show Changes Made

IN THE CLAIMS:

1		1.	(TWICE AMENDED) A data transfer arrangement comprising:
2			two bus drivers;
3			a voltage precharge source;
4			a differential bus coupled to the bus drivers and to the voltage precharge
5	source; and		
6	•		a latching sense amplifier coupled to the differential bus;
7			wherein the latching sense amplifier comprises:
8			a first stage including a cross-coupled latch coupled to a differential
9	data bus; and		
10			an output stage coupled to an output of said first stage;
11			wherein the output of the first stage is coupled to an input of the output
12	stage[.];		
13			wherein the differential bus and the differential data bus are precharged to a
14	voltage Vpr be	tween	Vdd and ground, where $Vpr = K*Vdd$, and K is a precharging voltage factor.